

Fig 1




Fig. 2





Fig. 12

A to D Converter	Sample and Hold	D to A Converter
Comparator	PLC	Delays

Fig 13






Fig. 10A





Fig. 10B






Fig. 7




Fig. 5




Fig. 6




Fig. 8




Fig. 9

